Multianode photomultiplier tube ͑PMT͒ arrays are finding application as convenient high-speed light sensitive devices for plasma imaging. This paper describes the development of a USB-based "plug-n-play" 16-channel PMT camera with 16 bits simultaneous acquisition of 16 signal channels at rates up to 2 MS/ s per channel. The preamplifiers and digital hardware are packaged in a compact housing which incorporates magnetic shielding, on-board generation of the high-voltage PMT bias, an optical filter mount and slits, and F-mount lens adaptor. Triggering, timing, and acquisition are handled by four field-programmable gate arrays ͑FPGAs͒ under instruction from a master FPGA controlled by a computer with a LABVIEW interface. We present technical design details and specifications and illustrate performance with high-speed images obtained on the H-1 heliac at the ANU.
I. INTRODUCTION
With high-gain, low noise, and subnanosecond response times, photomultiplier arrays 1 offer many advantages for high-speed plasma optical imaging 2, 3 and in conjunction with an appropriate scintillator, for imaging soft x-ray plasma emission. 4 Multiple 16-channel arrays have been used for time-resolved Doppler spectroscopy on the H-1 heliac at the Australian National University 5, 6 and using an 8 ϫ 8 multianode detector array for tomographic imaging of plasma fluctuations. 7 The devices are also used in a wide number of other applications in nuclear science and medicine.
To be successfully deployed, the parallel photomultiplier tube ͑PMT͒ signals need to be appropriately amplified and digitally acquired. Initially, for the H-1 systems, stand-alone arrays of 500 kHz bandwidth transimpedance amplifiers were constructed to amplify and buffer the signals prior to high-speed CAMAC-based digitization. To minimize noise, the detector and amplifier arrays were subsequently encapsulated in a cylindrical PMT housing, which also accommodated -metal shielding, a slit and filter assembly, and F-mount lens adaptor. A photograph of this earlier arrangement is shown in Fig. 1 . These compact integrated systems were successfully deployed for electron temperature profile measurements on H-1 obtained by imaging and subsequently calculating the intensity ratio of selected atomic helium emission lines from a repetitively pulsed, injected supersonic neutral helium beam. 8 Typical data are shown in Fig. 2 . Given the utility of these devices for general purpose high-speed imaging, we have undertaken to develop a fully integrated, high-speed USB-based "plug-n-play" unit. The 16-channel unit is designed to incorporate necessary optical components, magnetic shielding, an internal high voltage supply for the PMT tube, transimpedance amplifiers, 16 bits, 2 MS/ s data acquisition, on-board memory, and high-speed USB communications interface. The back panel has just four connectors: the USB socket, power connector and external trigger, and acquisition clock inputs. This article describes the electronic layout and mechanical construction of the compact 16-channel camera that is being developed for highspeed optical spectroscopy on the H-1 heliac at the ANU.
II. HARDWARE OVERVIEW
The mechanical layout for the PMT camera is shown in Fig. 3 . The system accommodates a linear 16-channel Hamamatsu PMT array. The electronics, optics, detector, and shielding are compactly mounted within a 75 mm diameter aluminum tube with length of 210 mm which is usually supported on a standard optical mounting rail. A spigot on the front plate accommodates a Nikon F-mount lens adaptor for imaging the external scene. The PMT array and socket are mounted on an internal rail that allows the distance between the camera lens and detector to be adjusted for optimum focusing. The detector is enclosed by a close fitting -metal jacket which helps minimize sensitivity to external magnetic fields. Because the sensitive area for each of the 16 detecting surfaces is ϳ30ϫ 1 mm 2 , provision has been made for the insertion of slit apertures in close proximity to the detector array front surface in order to limit the field of view. In front of the slit is an enclosure to accommodate standard 1 in. color filters.
III. ELECTRONICS
The electronics consists of sixteen transimpedance amplifiers, 16 analog to digital converters ͑ADCs͒, four field programmable gate array ͑FPGA͒ devices to control the four ADC boards ͑four ADCs per board͒, a master FPGA to process commands and transfer data, and a USB transceiver. The front-end amplifier module and back-end digital hardware unit are connected via an interface card that acts as a break point allowing easy interchange of analog preamplifier units in case it is required to change gain or bandwidth. A block diagram of the circuitry is given in Fig. 4 .
A. Transimpedance amplifiers
The transimpedance amplifiers convert and filter the current from the PMT array to a voltage that is sampled by the ADCs. The transimpedance amplifiers use a low noise ͑5.4 nV/ ͱ Hz͒, high impedance ͑1 G⍀͒, wide gain bandwidth ͑180 MHz͒ field effect transistor ͑FET͒ operational amplifier ͑THS4601͒ to maintain a virtual ground and to minimize loss of signal current. The THS4061 output drives a wide gain bandwidth ͑300 MHz͒ current feedback operational amplifier ͑THS3061͒ to provide the feedback current drive to maintain a flat gain ͑Շ1 dB͒ ͒ and to minimize group delay ͑ഛ50 ns͒ through the filter passband ͑ഛ500 kHz͒. The maximum input current specified for this unit is 10 A. The gain and bandwidth of the unit can be changed by replacing a resistor and capacitor respectively. ͑6 nV/ ͱ Hz͒, precision ͑Ͻ100 V offset͒ operational amplifier ͑AD8620͒ that drives the gate of a series pass regulator FET. A similar power supply provides the transimpedance amplifiers with a low noise bipolar ͑Ϯ6.6 V͒ power supply.
B. Analog to digital converters

C. Analog to digital converter FPGA controller
The FPGA ͑Altera Cyclone 2 EP2C20F256C6͒ simultaneously reads the four 16 bit outputs from the ADCs and writes them to the DDR2 memory ͑Micron MT47H64M16HR͒. The memory has 1 Gbit capacity and can store up to ϳ7.8 s of data at the maximum sampling rate of the ADC's. The memory operates at a clock rate of 166 MHz and is a 4n bit architecture ideal for completing memory transfers so as to not impede the maximum sampling rate of the ADCs. To further minimize noise in the ADC during the crucial conversion stage the DDR2 memory clock circuitry can be disabled thereby removing exposure of the ADC to fast switching digital edges.
D. Master FPGA controller/USB/HV module
The master FPGA ͑EP2C20F256C6͒ is responsible for managing data transfer from the four ADC FPGAs and for handling commands from the USB 2.0 transceiver ͑CY7C68001͒. The various clock, trigger, and data acquisition configurations are established over the USB interface under software control.
The sample clock can be either generated internally or user supplied for synchronization with an external clock source. If generated internally the master FPGA will clock the ADC's at the rate set by software. Both "start" and "stop" trigger modes are supported. In start trigger mode a preset number of samples is acquired following either an externally supplied or internally USB generated trigger. In stop trigger mode, the unit will continuously acquire samples until an external stop trigger is received, whereupon a predefined number of pre-and post-trigger samples are stored.
The master FPGA sets the stable PMT high voltage supplied by a 1 kV source ͑EMCO C10, Ripple p-p ¡50 mV͒ by programming an 8 bit digital to analog converter ͑DAC͒ ͑AD5601͒. The control voltage from the DAC sets an output resolution of ϳ4 V for the 1 kV source. Reset circuitry ͑LTC1326-2.5͒ on the USB board monitors power supplies for failure conditions during operation and protects the FPGAs during power up. After power supplies have stabilized at their operating voltage, all FPGA's are released from their reset condition to allow programming and operation.
For improved data integrity and to minimize board space and costs, we have employed DDR2 memory, which features internal data-line termination resistors͑on-die termination͒, to store the data transferred from the FPGA. A reference regulator ͑TPS51100͒ on the FPGA boards supplies voltages for the DDR2 termination pull-up resistors and also supplies a stable reference voltage for the memory devices.
The master FPGA board contains the serial configuration device ͑EPCS16͒ which is controlled by the master FPGA. After the master FPGA has been programed the four ADC FPGAs are programed too. This serial configuration scheme allows for one serial configuration device and one in-circuit programming connector to program new code for all FPGAs. The software to control the unit has been written in LABVIEW and can be compiled into dynamic linked libraries for use with other languages. The LABVIEW program can be extended to allow post-data-processing.
E. Future developments
Further plans to modify the unit include a high-speed interface from ADC FPGAs to the master FPGA to allow streaming of data to the PC during acquisition. This will allow data record length to be extended beyond that permitted by the on-board memory device. The unit will also be modified to include a transmission control protocol/internet protocol board which can replace the USB board. With available FPGA resources real time data processing, demodulation and compression of data can be performed. 
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